Machine and Supervisor Cause CSRs
Today’s @risc_v Tip:
The mcause (M) / scause (S) CSRs indicate what type of exception caused a trap to the respective privilege level. A single instruction could cause multiple synchronous exceptions, in which case the register indicates event with the following priority:
